

MULTI-TONE DISPLAY DEVICE

005220 0759000

1 BACKGROUND OF THE INVENTION

The present invention relates to a matrix display device, and more particularly to a device for displaying an image in plural tones in response to an analog image signal.

In recent years, matrix display devices including a liquid crystal display, a plasma display, an EL (electroluminescence), etc. have been developed as display devices in place of CRT display devices.

10 The display screen of the matrix display device has plural X signal lines arranged in a horizontal (X) direction of the screen, and plural Y signal lines in a vertical (Y) direction thereof; each of picture cells (pixels) is displayed at each of  
15 intersecting points of the X and Y signal lines. The X signal lines are supplied with image signals (luminance or color signals), whereas the Y signal lines are <sup>supplied with</sup> selective signals for scanning lines.

A Several techniques of <sup>the</sup> display for the matrix  
20 display device, which can make the display with multi-color and multi-tone as in the CRT display device, have been developed. For example, in the liquid crystal matrix display device, different tones can be exhibited in terms of different integration values of transmission  
25 light beams for liquid crystal cells. The different

005220 2155300

1 integration values of transmission light beams can be  
exhibited by thinning out image signals for each frame  
A of <sup>the</sup> image display, or pulse-width modulating the image  
signals supplied to the X signals. In these techniques,  
5 the difference in time-integration values of image  
signals are converted into different tones. On the  
other hand, if the liquid crystal devices which  
A continuously ~~varies~~ <sup>vary</sup> in their transmissivity in  
accordance with varying applied voltages is used, it is  
A 10 possible to ~~exhibit~~ <sup>exhibit</sup> the tone by controlling the applied  
voltage.

JP-A-62-195628 filed on January 13, 1986 by  
HITACHI, LTD. in Japan discloses a liquid crystal  
display device which provides monochrome or 8 (eight)-  
15 color display in accordance with input signals which are  
binary digital signals. JP-A-61-75322 filed on  
September 20, 1984 by FUJITSU GENERAL Co. Ltd. discloses  
a system which provides tone display by changing signal  
levels between adjacent fields. JP-A-59-78395 filed  
20 October 27, 1982 by SUWA SEIKOSHA Co. Ltd. discloses a  
multi-tone display system using pulse-width modulation.

Now referring to Figs. 1 and 2, the operation  
of a liquid crystal matrix display device which does not  
have the function of tone display will be explained. An  
25 input signal for this matrix display device is a binary  
digital signal represented by the value of "0" or "1".

In Fig. 1, 1 is a liquid crystal display  
device (or liquid crystal display module, hereinafter

1 referred to as LCM) provided with a matrix shape liquid  
crystal panel 17 the pixels of which are selected by X  
signal lines and Y signal lines. 18 is display data in  
which display ON (white) is represented by "1" and  
5 display OFF (black) is represented by "0". 3 is a latch  
clock in synchronism with the display data 18. 4 is a  
horizontal clock indicative of the period during which  
the amount of display data corresponding to one  
horizontal display is sent. 5 is a head line signal.

10 19 is a voltage generating section. 20 is a display ON  
voltage. 21 is a display OFF voltage. 13 is a selected  
voltage. 14 is a non-selected voltage. These voltages  
are generated by the voltage generating section. 22 is  
an X driving section for driving X-signal lines which is  
15 reset by the trailing edge of the horizontal clock,  
takes in the display data 18 corresponding to one  
A horizontal display, converts the <sup>display</sup>~~taken-in~~ data <sup>taken-in</sup> into a  
display ON voltage for the data "1" and into a display  
OFF voltage for the data "0", and finally outputs the  
20 converted voltage in accordance with the next trailing  
edge of the horizontal clock 4. X1 - X640 are panel  
data which are output voltages from the X driving  
section. 16 is a Y driving section for driving Y signal  
lines. Y1 - Y200 are scanning signals. The Y driving  
25 section 16 takes in the head line signal in accordance  
with the trailing edge of the horizontal clock 4,  
initially takes the scanning signal Y1 as the selected  
voltage 13, and shifts the selected voltage 13 in the

1 order of scanning signals Y2, Y3, ... Y200 (each of the  
scanning signals other than the scanning signal which is  
a selected voltage 13 is a non-selected voltage 14).

The liquid crystal panel 17 displays data on the line  
5 corresponding to the scanning signal Y1 which is at the  
level of the selected voltage in accordance with the  
panel data X1 - X640 which are X-signal-line driving  
voltages X1 - X640 generated from the X driving  
section 22.

10 Fig. 2 is a timing chart for explaining the  
operation of the LCM 1.

In Fig. 1, the X driving section 22 succes-  
sively takes in the display data for each one line in  
synchronism with the latch clock 3 and in accordance  
15 with the subsequent horizontal clock 4, outputs as panel  
data X1 - X640, the display ON voltage 20 or the display  
OFF voltage selected by "1" or "0" of each data. As  
shown in Fig. 2, therefore, the X driving section 22  
outputs the voltage selected by the data for a 200-th  
20 line which is a last line while taking in a first line  
data, and outputs the voltage selected by the first line  
data while taking in a second line data. Namely, the  
output of display data lags by one line from the take-in  
thereof. Then, in order that the scanning signal on the  
25 line to be output by the X driving section 22 is the  
selected voltage, the Y driving section 16 takes in the  
head line signal 5 at the timing of the horizontal clock  
4, takes the scanning signal Y1 as the selected voltage

1 13 and thereafter shifts the selected voltage 13 in  
accordance with the horizontal clock 4. In accordance  
with the voltage of each of the panel data X1 - X640,  
the display panel 17 displays "white", on the line  
5 corresponding to the scanning line which is the selected  
voltage, when it is the display ON voltage and displays  
"black" when it is the display OFF data.

Color display (8 color display) can be made by  
arranging color filters of red, green and blue in the  
10 direction of lines (Y direction) or the direction of  
dots (X direction), and additively mixing three dots (3  
bit data) constituting one dot (pixel) of visible  
information through display ON or OFF thereof.

Meanwhile, development of multi-color and  
15 multi-tone display in accordance with the demand for  
multi-color display and multi-tone display gave rise to  
a problem of interface between information processing  
devices such as between a liquid crystal panel and a  
personal computer. More specifically, if 4096 colors  
20 are to be displayed, signal lines corresponding to 4  
bits are required for each of R (red), G (green) and B  
(blue) so that a total of 12 signal lines are required.  
Further, if 32768 colors are to be displayed, signal  
lines corresponding to 5 bits (total of 15 signal lines)  
25 are required for each of R, G and B. Increase in the  
number of signal lines will complicate the interface  
between e.g. the display panel and the personal computer  
and give rise to unnecessary radiation. This can be

1 prevented by using analog input signal lines.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide a new matrix display device in a multi-tone display system which is different from the conventional matrix display systems.

In the display device according to an embodiment of the present invention, an analog signal is used as an input signal. The analog signal is A-D converted into a digital signal. A voltage generating device is provided to generate plural voltages in accordance with tones to be displayed. An output voltage from the voltage generating device is selected in accordance with the value represented by the digital signal. The selected voltage is applied to a display element to display a desired tone.

A matrix display device according to an embodiment of the present invention comprises a matrix display panel having a matrix composed of plural X direction signal lines and plural Y direction signal lines lying at right angles thereto, intersecting points on the matrix being pixels of an image to be displayed, an X direction driving section for sequentially scanning the X direction signal lines to provide image signals, a Y direction driving section for the Y direction signal lines in synchronism with the scanning of the X direction signal lines to sequentially provide select

1 signals to the Y direction signal lines, an A-D  
converter section for receiving an analog signal and  
converting it into a digital signal, a voltage generat-  
ing section for generating signals at plural voltage  
5 levels, and a selector section for selecting an output  
signal from the voltage generating section in accordance  
with the output from A-D converter section and providing  
it to the X direction driving section as an image  
signal.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a liquid crystal  
matrix display device for displaying an image in  
response to a digital signal input;

Fig. 2 is a waveform chart for explaining the  
15 operation of the display device of Fig. 1;

Fig. 3 is a block diagram of a liquid crystal  
matrix display device according to a first embodiment of  
the present invention;

Fig. 4 is a block diagram of an example of the  
20 X driving section of Fig. 3;

Fig. 5 is a block diagram of an embodiment of  
a liquid crystal matrix display device (LCM) for color  
display according to the present invention;

Fig. 6 is a block diagram of the main part of  
25 LCM according to the second embodiment of the present  
invention;

Fig. 7 is a timing chart for explaining the



1 operation of the serial-parallel converter means of  
Fig. 6;

Fig. 8 is a block diagram of an input part of  
the parallel X driving section of Fig. 6; and

5 Fig. 9 is a block diagram of the main part of  
another embodiment of a liquid crystal matrix display  
device for color display according to the present  
invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

10 Now referring to Figs. 3 and 4, an embodiment  
A of a multi-tone display LCM<sup>is illustrated</sup> according to the present  
invention. In this embodiment, it should be noted that  
an analog display data or signal (stepwise analog  
signal) 2 having different voltage levels corresponding  
15 to the number N of tones to be displayed is input to the  
display device. For simplicity of explanation, it is  
assumed that N = 4, the analog input signal is repre-  
sented by the voltage levels corresponding to 4 (four)  
tones. The analog signal is sent from an image display  
20 output of e.g. a personal computer. In Fig. 3, 6 is an  
A-D converter section; 7 is a digital display data. The  
A A-D ~~converter~~<sup>Converter</sup> section 6 converts the analog display data  
2 as an input into the digital display data which is  
represented by 2 bits; more specifically, four value  
25 voltage levels of the analog display data are converted  
into (0, 0), (0, 1), (1, 0), and (1, 1) from the lower  
levels. 8 is a multi-voltage-level output generating

005520 2455360

A 1 circuit for generating <sup>constant</sup> voltages at plural levels in accordance with tones to be displayed, e.g. voltages at four different levels since this embodiment is directed to 4 tone display. The signal at the voltage level

5 corresponding to tone 0 is output to a signal line 9. The signals at voltage levels corresponding to tone 1, tone 2 and tone 3 are output to signal lines 10, 11, and

A 12. <sup>respectively</sup> 15 is an X driving section which takes in 2 bit

A digital data 7 sequentially one line <sup>at a time</sup> ~~by one line~~ in

10 synchronism with the latch clock 3, selects one of the four tone voltages output to the signal lines 9, 10, 11 and 12 in accordance with the decoded value of data for each dot and outputs it as panel data X1 - X640. The remaining reference numbers denote like parts in Fig. 1.

15 Fig. 4 shows an example of the X driving section shown in Fig. 3. In Fig. 4, 23 is a latch

A selector <sup>and</sup> S1 - S640 are select signals. The latch

A selector 23 is cleared by <sup>latch</sup> ~~horizontal~~ clock 3 and sequentially boosts the select signals S1, S2, ... S640

20 "high" in synchronism with the succeeding clocks 3. 24 is a latch circuit which serves to latch the digital display data 7 in blocks (latch 1 - latch 640) in which the select signal is "high". 25 to 28 are outputs from the respective blocks of the latch circuit 24, i.e. 2

25 bit latch data 1 to 640. 29 is a horizontal latch

A circuit <sup>which</sup> ~~latches~~ the latched data 1 to 640 in horizontal latches 1 to 640 in synchronism with the horizontal clock 4. 30 to 33 are outputs from the respective

1 blocks of the horizontal latch circuit 29, i.e. 2 bit  
horizontal data 1 to 640. 34 is a decoder which serves  
to decode the horizontal data 1 to 640 by the corre-  
sponding decoder blocks (decoders 1 to 640). Numerals  
5 35 to 38 are outputs from the decoder blocks, i.e.  
decoded values 1 to 640. Numeral 39 indicates a voltage  
selector which serves to select one of the tone voltages  
in accordance with the decoded values 1 - 640.

Now referring to Figs. 3 and 4, the operation  
10 of the multi-tone display LCM 1 shown in Fig. 3 will be  
explained. In Fig. 3, the analog display data 2 is  
converted into the 2 bit digital data 7 by the A-D  
converter section 6; the 2 bit digital display data 7 is  
input to the X driving section 15. The X driving  
15 section 15 takes the display digital data 7, in  
A synchronism with the latch clock 3 (Fig. 2), <sup>to</sup> ~~in~~ one  
latch block of the latch circuit 24 to which a "high"  
select signal is being input. The latch selector 23  
shifts the "high" state of the select signal each time  
20 the latch clock 3 is input. The latch circuit 24 takes  
in the sequentially sent digital display data 7 in the  
latch blocks 1, 2, ... ... 640. When the latch circuit  
24 has taken in the digital display data 7 corresponding  
to one line, i.e. up to latch block 640, the horizontal  
25 clock (Fig. 2) is applied to the X driving section 15  
to clear the latch selector 23; then the X driving  
section stands by for next take-in of the digital  
display data 7. The data latched by the latch circuit

005520 045530 045540 045550 045560 045570 045580 045590 045600

A 1 24<sup>is</sup> ~~are~~ sent to the horizontal latch circuit 29 which  
latches the data from the latch circuit 24 in  
synchronism with the horizontal clock 4 (Fig. 2). The  
horizontal data 30 to 33 which are outputs from the  
5 horizontal latch circuit 29 are sent to the decoder 34  
and decoded by the decoder blocks 1 to 640 thereof; the  
decoded values 35 to 38 are output from the decoder 34.  
In the voltage selector 39, the selector blocks 1 to  
640, in accordance with the decoded values, selects tone  
10 0 voltage 9 if the decoded value is "0", tone 1 voltage  
10 if it is "1", tone 2 voltage 11 if it is "2", and  
tone 3 voltage 12 if it is "3". The tone voltages  
output from the voltage selector blocks are sent to the  
liquid crystal panel 17 as panel data X1 to X640. Thus,  
15 the four value voltages output from the X driving  
section 15 are applied to the liquid crystal elements  
corresponding to the line selected by the Y driving  
section 16 in response to the select voltage 13 sent  
from the voltage generating circuit 8. In this way, the  
20 LCM 1 shown in Fig. 3 can realize four tone display.

Although the four tone display has been  
adopted in this embodiment,  $2^N$  tone display can be  
realized. More specifically, if the input analog  
display data is represented by  $2^N$  (N is an integer of 1  
25 or more) levels, it is converted into N bit digital data  
by the A-D converter section 6, the data width in the  
internal circuits in the X driving circuit 15 is set at  
N bits, and  $2^N$  kinds of tone voltage are supplied to the

1 X driving section 15 to display  $2^N$  tones.

Now referring to Fig. 5, one embodiment of the LCM for multi-color display will be explained. The multi-color display can be realized by arranging color filters of R (red), G (green) and B (blue) in the direction of dots on the liquid crystal panel 17, providing A-D converter sections 43, 44 and 45 for R40, G41 and B42 as input analog display data, and applying the outputs from the R, G and B A-D converter sections 43, 44 and 45 to a color X driving section 46. In this case, the color X driving section 46 has three columns of the arrangement shown in Fig. 4 and thus the corresponding panel data are RX1 - RX640, GX1 - GX640 and BX1 - BX640.

15 With reference to Figs. 6 to 8, another embodiment of the multi-tone LCM will be explained. In this embodiment, it should be noted that a parallel input of M (M is a positive integer) dots are applied to the X driving section, and it is assumed that  $M = 2$ .

A  
20 In Fig. 6, like reference numerals denote like elements in Fig. 3. 47 is a serial-parallel converter section. 48 is a first dot digital data, and 49 is a second dot digital data. The serial-parallel converter section 47 converts 2 bit serial digital data 7 from the A-D converter section 6 into a parallel data consisting of the first dot digital data 48 and the second dot digital data 49, each data consisting of 2 bits. 50 is a timing correction section. 51 is a parallel clock.

005220 2152500  
005254 032500

1 52 is a correction horizontal clock. 53 is a correction  
head line signal. In response to the latch clock 3, the  
timing correction section 50 generates a parallel clock  
51 in synchronism with the parallel data consisting of  
5 the first dot digital data 48 and the second dot digital  
data 49. Further, in order to correct the phase devia-  
tion of data due to the serial-parallel conversion of  
the display data, the timing correction section 50  
corrects the horizontal clock 4 and the head line signal  
10 5 using the latch clock 3 to provide a corrected  
horizontal clock 52 and a corrected head line signal 53.  
54 is a parallel X driving section which serves to  
sequentially take in the 2 bit parallel display data in  
synchronism with the parallel clock 51.

15 Fig. 7 is a timing chart showing the operation  
of the serial-parallel conversion section 47. Fig. 8 is  
A a block diagram of the ~~input port of the~~ parallel X  
driving section 54. In Fig. 8, 55 is parallel latch  
select which is cleared by the corrected horizontal  
20 clock 52 and thereafter sequentially boosts select  
signals S1, S2, ... .. S320 to "high". 56 is a  
parallel latch circuit; the latch block thereof for  
which the select signal is "high" latches simultaneously  
the first dot digital data 48 and second dot digital  
25 data 49 at the timing of the parallel clock 51. The  
other reference numerals in Fig. 8 denote like elements  
in Fig. 4.

The operation of the multi-tone LCM shown in

005520 025520 005520

1 Fig. 6 will be explained. The analog display data 2  
having four value voltage levels is the 2 bit digital  
display data 7 by the analog-digital converter section  
6. This digital display data 7 is converted into 2 bit  
5 parallel data, as shown in Fig. 7, to provide the first  
dot digital data 48 and second dot digital data 49 which  
are in synchronism with the parallel clock 51. Then, as  
shown in Fig. 7, owing to the serial-parallel conver-  
A sion, the phase of the output data lags ~~from that of the~~  
10 input data by 2 (two) latch clocks 3. In order to  
correct this lag, the timing correction section 50 also  
A causes the horizontal clock 4 and the head line signal 5<sub>1</sub> <sup>to lag</sup>  
by 2 latch clocks 3. The resulting corrected horizontal  
clock 52 and corrected head timing signal 53 are applied  
15 to the X driving section 54 and the Y driving section  
16. As seen from Fig. 8, the X driving section 54 takes  
the first dot digital data 48 and the second dot digital  
data 49, in synchronism with the parallel clock 51, into  
its one block to which the "high" select signal is  
20 applied from the parallel latch select 55. The parallel  
latch select 55 is cleared by the corrected horizontal  
clock 52 and thereafter sequentially boosts the select  
signals S1 to S320 to "high". Thus, the parallel latch  
circuit 52 also latches the data in the order of latch  
25 blocks 1, 2, ... 320 to finally latch the data  
corresponding to one line. The outputs from the blocks  
of the parallel latch circuit 56 are latched in the  
horizontal latch circuit 52 at the timings of the

1 corrected horizontal clock 52. The following operation  
is the same as that in Fig. 4. Thus, parallel data X1  
to X640 are provided as panel data.

As understood from the above explanation, two  
5 dots can be used as an input to the X driving section 46  
by providing the serial-parallel conversion section 47,  
causing the internal port of the X driving section 46 to  
simultaneously latch two dots and providing the timing  
correction section for correcting the phase lag due to  
10 the serial-parallel conversion. This can enhance the  
operation speed of the circuits successive to the A-D  
converter section 6. In another embodiment of the  
invention, the timing correction section 50 is not  
required when the input timing is determined in con-  
15 sideration of the phase delay in the serial-parallel  
conversion section 47 (two latch clocks 3) so that the  
horizontal clock 4 and the head line signal 5 can be  
directly used without correction. Incidentally,  
although in this embodiment, the input to the X driving  
20 was 2 bits for each of 2 dots, the input of N bit(s) (N  
is an integer of 1 or more) for each of M dots (M is an  
integer of 2 or more) can be realized in the same way.

A second embodiment of the LCM for color  
display as shown in Fig. 9 can be realized by providing  
25 R, G and B serial-parallel converter sections 57, 58 and  
59, and providing a color parallel X driving section 60  
with three columns of the arrangement of Fig. 8.

Further, although the explanation hitherto



1 made was directed to a liquid crystal display device,  
the same idea can be also applied to the other display  
devices such as a plasma display, EL display, etc.

In accordance with the present invention, an  
5 LCM for multi-tone display or multi-color can be  
realized thereby to decrease the number of input lines  
to LCM. Moreover, by using an analog input to decrease  
the number of data bits, noise to be generated can be  
reduced. Further, by carrying the parallel operation of  
10 the X driving section, the operation speed can be  
enhanced. Furthermore, since the voltages in accordance  
with N bit decoded values can be selected as outputs  
from the X driving section, tone voltage with less  
fluctuation can be provided.